

CLIPPEDIMAGE= JP401154212A
PAT-NO: JP401154212A
DOCUMENT-IDENTIFIER: JP 01154212 A
TITLE: RESETTING SYSTEM FOR MICROPROCESSOR

PUBN-DATE: June 16, 1989

INVENTOR-INFORMATION:

NAME

YOSHIMURA, JUNICHI

ASSIGNEE-INFORMATION:

NAME

FUJITSU LTD

COUNTRY

N/A

APPL-NO: JP62312031

APPL-DATE: December 11, 1987

INT-CL_(IPC): G06F001/00; G06F015/06

ABSTRACT:

PURPOSE: To obtain a microprocessor having a wide range of application by discriminating a reset state caused by a power-on action or a manual action via a CPU itself.

CONSTITUTION: A CPU 11 decides a reset state caused by a power-on action in case a resetting circuit 15 works in a 1st status S<SB>1</SB>. Then the CPU 11 decides a manual reset state set by a resetting switch 17 when the circuit 15 works in a 2nd status S<SB>2</SB> with some delay secured from the power-on state. Then an initialization is carried out when a power-on reset state is confirmed. While the initialization program is not carried out and the step 1 set immediately after the initialization program is carried out in case a manual reset state is confirmed.

COPYRIGHT: (C)1989, JPO&Japio